

## Armada

Proof for concurr. code.

"Hard concurr":

Lock-free code.

X86-TSO.

State-machine reasoning.

Proof strategies.

Basics: invariants, abstraction.

Big: reduction / movers.

Helpers: TSO elim., weakening, ...

Levels.

Automation.

## Admin.

Lab 4. published.

Default: replicated disk.


Option: learn other system.

↳ Tell us!

# Overview

Armada language  
C + spec features.


...



# State machine concurrency

T1  
a  
b  
c

T2  
x  
y  
z




$\cup$

Spec.

T1  
A

T2  
X




## Low level


```
a lock(&mutex);  
b while (condition()) {  
c do_something();  
d unlock(&mutex);  
lock(&mutex);  
}  
unlock(&mutex);
```

## High level

```
explicit_yield {  
a lock(&mutex);  
b while (condition()) {  
c do_something();  
d unlock(&mutex);  
yield;  
lock(&mutex);  
}  
unlock(&mutex);  
}
```





C



# Reduction / movers.

Right-movers: lock(); b; c

Left-movers: unlock(); c; b



$\subseteq$  spec



$\subseteq$  spec

General pattern:




R -- RRRRNLLLL -- L

## Mover proofs.

Is  $T$  a right-mover?

$\forall j, X,$

then  $\exists s'_2,$



## Leverage invariant.

$i$  runs  $T$

↓

$i$  holds lock

↓


$j$  doesn't hold lock

↓

$j$  cannot run any  $Z$   
if  $Z$  needs lock.

Nondet. encapsulation


NextState (state  $s$ , step  $\sigma$ )  $\rightarrow$  state  $s'$



Q: what's in  $\sigma$ ?

Thread ID.

- ✓ Uninitialized mem.
- Branch if (\*).



Runtime choices:

- `malloc()`  $\rightarrow$  ptr.  $5, 7, \dots$
- `thread_create()`  $\rightarrow$  new tid.

